IPHC 2007 10 HFT RDO LG

Information about IPHC 2007 10 HFT RDO LG

Published on November 13, 2007

Author: Alexan

Source: authorstream.com

Content

Readout for the PIXEL detector for the Heavy Flavor Tracker upgrade at STAR:  Readout for the PIXEL detector for the Heavy Flavor Tracker upgrade at STAR Talk Structure:  Talk Structure Review of Sensor development and coupled RDO development System design Detailed system structure Data Rates Ultimate sensor system discussion IPHC Functional Sensor Development:  IPHC Functional Sensor Development Data Processing in RDO and on chip by generation of sensor. The RDO system design evolves with the sensor generation. 30 x 30 µm pixels CMOS technology Full Reticule = 640 x 640 pixel array Mimostar 2 => full functionality 1/25 reticule, 1.7 ms integration time (1 [email protected] MHz clk), analog output. (in hand and tested) All sensor families: Phase-1 and Ultimate sensors => digital output (in development) System Design – PIXEL Structure:  System Design – PIXEL Structure Current Conceptual Design ALICE Style Structure – carbon fiber box beam 10 sensors / ladder 4 ladders / carrier unit 10 carrier units in the detector -1 < eta < 1 Inner radius ~ 2.5 cm Outer radius ~ 8.0 cm System Design – System Blocks:  System Design – System Blocks This is a highly parallel system – a schematic representation is shown below. System Design – Physical Layout:  1 m – Low mass twisted pair 3 m - twisted pair System Design – Physical Layout Magnet Pole Face (Low Rad Area) DAQ Room Power Supplies Platform 30 m 100 m - Fiber optic cables Detailed System Structure – Sensors and Cables:  Detailed System Structure – Sensors and Cables Early prototype cable with 40 differential pair output, clock and control routed under sensor area. 4 LVDS outputs / sensor Cable 4 layer - 150 micron thickness Aluminum Conductor Radiation Length ~ 0.1 % 40 LVDS pair signal traces Clock, JTAG, sync, marker Fine twisted pair cables 125 micron diameter wire Soldered directly to cable Low stiffness / mass Detailed System Structure – LU Protection and Mass Termination:  Detailed System Structure – LU Protection and Mass Termination 1 Main Board per carrier 10 carriers in the PIXEL detector Detailed System Structure – RDO Board(s):  Detailed System Structure – RDO Board(s) New motherboard Two board System – Virtex-5 Development board mated to a new HFT motherboard Xilinx Virtex-5 Development Board Digital I/O LVDS Drivers 4 X >80 MHz ADCs PMC connectors for SIU Cypress USB chipset SODIMM Memory slot Serial interface Trigger / Control input FF1760 Package 800 – 1200 I/O pins 4.6 – 10.4 Mb block RAM 550 MHz internal clock Note – This board is designed for development and testing. Not all features will be loaded for production. Detailed System Structure – RDO Functional Data Path – Phase 1:  Detailed System Structure – RDO Functional Data Path – Phase 1 Detailed System Structure – RDO Function Data Path – Ultimate:  Detailed System Structure – RDO Function Data Path – Ultimate Assumptions – Data sparsification with rolling shutter architecture. Output from sensor is a series of addresses – BUT – processing / readout time varies with event occupancy. Addition of a trigger input and a frame marker flag that strobes one frame after receipt of a trigger input. But this needs to be pipelined as well. Other simpler methods are also possible. Detailed System Structure – RDO Functional Data Path – Ultimate:  Detailed System Structure – RDO Functional Data Path – Ultimate Detailed System Structure – System Level Functioning:  Detailed System Structure – System Level Functioning Data Rates - Parameters:  Data Rates - Parameters Rates as per Jim Thomas, L = 3 x 1027 for Phase-1, L = 8 x 1027 for Ultimate. 2.5 hits / cluster. 1 kHz average event rate. 10 inner ladders, 30 outer ladders. Factor of 1.6 for event format overhead (can be lowered). No run length encoding. R = 2.5 R = 8.0 200 us 640 us Hits / Sensor at L = 8 x 1027. Integration Time Radius Data Rates:  Data Rates Ultimate => 49.7 MB / s raw addresses. => 79.5 MB / s data rate. Phase–1 => 59.6 MB / s raw addresses => 95.4 MB / s data rate. The dead-time is primarily limited by the number of externally allocated readout buffers! Data Rates – Dead time and Latencies:  Data Rates – Dead time and Latencies Average Ultimate inner sensor event size is 3.1 kb. RDO at 160MHz on 1 LVDS link / sensor takes 19.4 us (< 200 us integration time) What is the latency for data sparsification? If the system were dead during the integration time (after trigger) and one serial RDO time we would be 21.9% dead at 1 kHz. Look for ways to improve, earlier method is just one. Ultimate Sensor System Discussion:  Ultimate Sensor System Discussion The design of the Ultimate SYSTEM should be an integrated design with the sensor and RDO designed to complement each other's capabilities. Question – is it advantageous to use the processing capabilities inherent in an FPGA based RDO system to offload some of the functionality of the sensor? Would this help the overall system design? Slide18:  fin

Related presentations


Other presentations created by Alexan

Five Themes of Geography Iceland
09. 10. 2007
0 views

Five Themes of Geography Iceland

LEE Wheat 5 Diseases
04. 10. 2007
0 views

LEE Wheat 5 Diseases

Deer Management Proposal
16. 11. 2007
0 views

Deer Management Proposal

language development
19. 11. 2007
0 views

language development

Turing Patterns in Animal Coat
20. 11. 2007
0 views

Turing Patterns in Animal Coat

Pashaev
22. 11. 2007
0 views

Pashaev

presentation of uranium mining
17. 12. 2007
0 views

presentation of uranium mining

2007 new haven
19. 12. 2007
0 views

2007 new haven

tibet intro
23. 12. 2007
0 views

tibet intro

ethics team
24. 12. 2007
0 views

ethics team

ZP905pp
27. 12. 2007
0 views

ZP905pp

Student Engagement Survey
04. 01. 2008
0 views

Student Engagement Survey

Presentation ASME Sept 03
04. 01. 2008
0 views

Presentation ASME Sept 03

Crypto1
05. 01. 2008
0 views

Crypto1

Thesaurus e controllo terminol
21. 11. 2007
0 views

Thesaurus e controllo terminol

CCL LLPfinal2007
28. 12. 2007
0 views

CCL LLPfinal2007

lrc sleep efcog
01. 12. 2007
0 views

lrc sleep efcog

Open House 05
06. 11. 2007
0 views

Open House 05

PNC Active Lifestyle
13. 12. 2007
0 views

PNC Active Lifestyle

HIV Anonymous
07. 01. 2008
0 views

HIV Anonymous

Chapple UK refinerylandfill
08. 11. 2007
0 views

Chapple UK refinerylandfill

04 wetland legislation
04. 01. 2008
0 views

04 wetland legislation

La MALEDIZIOne
01. 11. 2007
0 views

La MALEDIZIOne

noir 2
19. 02. 2008
0 views

noir 2

C18Post
27. 02. 2008
0 views

C18Post

FDNS E 63
04. 12. 2007
0 views

FDNS E 63

US17 Civil War
28. 02. 2008
0 views

US17 Civil War

Holmes Baker
04. 03. 2008
0 views

Holmes Baker

Gosselin
11. 03. 2008
0 views

Gosselin

congress sac
12. 03. 2008
0 views

congress sac

davies network overview
14. 03. 2008
0 views

davies network overview

regina vocab column1
18. 03. 2008
0 views

regina vocab column1

04 CareerTalk
27. 03. 2008
0 views

04 CareerTalk

Final Presentation 3 6 07
01. 12. 2007
0 views

Final Presentation 3 6 07

englhofer
13. 04. 2008
0 views

englhofer

Lecture4 BGTD
15. 11. 2007
0 views

Lecture4 BGTD

VENISE FRENCH AUDIOVISUAL
03. 10. 2007
0 views

VENISE FRENCH AUDIOVISUAL

Boody ppt
28. 12. 2007
0 views

Boody ppt

axa presentation 8may2007
02. 01. 2008
0 views

axa presentation 8may2007

Lesko Sacramento
12. 12. 2007
0 views

Lesko Sacramento

Ferrara D1 P7
06. 12. 2007
0 views

Ferrara D1 P7

Richard Nelson
07. 11. 2007
0 views

Richard Nelson

non2 071023 final
27. 11. 2007
0 views

non2 071023 final

MedStudentJeopardy
03. 12. 2007
0 views

MedStudentJeopardy

portfolioj2me en
03. 10. 2007
0 views

portfolioj2me en

know
02. 11. 2007
0 views

know

Puccini and New York
28. 09. 2007
0 views

Puccini and New York

CNE354ClassGr5
03. 01. 2008
0 views

CNE354ClassGr5

347lec09
07. 01. 2008
0 views

347lec09

bridges talk sinnott
01. 01. 2008
0 views

bridges talk sinnott

3 June 2007
01. 10. 2007
0 views

3 June 2007